



Using VLSI to Reduce Serialization and Memory Traf?c in Shared Memory Parallel Computers (Classic Reprint) (Paperback)

By Susan Dickey

Forgotten Books, 2018. Paperback. Condition: New. Language: English . Brand New Book ***** Print on Demand ******. Excerpt from Using Vlsi to Reduce Serialization and Memory Traf?c in Shared Memory Parallel Computers Hardware design and assembly of a multiprocessor with a very high degree of parallelism therefore poses no new problems. However, actually using all the processing power that can theoretically be generated presents a two-fold challenge. First, several thousand processors must be coordinated in such a way that their aggregate power is applied to useful computation. Serial procedures in which one processor works while the others wait become bottlenecks that drastically reduce the power obtained. The cost of serial bottlenecks rise linearly with the number of processors involved; in any highly parallel architecture, they must be eliminated. Second, the machine must be programmable by humans. High degrees of parallelism require simple languages and easy-to-use facilities for designing, writing, and debugging parallel programs in order to be effectively used. Our group has proposed [5] that the hardware and software design of a highly parallel computer should meet the following goals. About the Publisher Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at This book is a...



Reviews

This type of publication is every thing and got me to seeking in advance plus more. I was able to comprehended every thing out of this created e ebook. I am easily could possibly get a satisfaction of reading a created ebook.

-- Sonya Koss

A fresh e-book with a new viewpoint. Better then never, though i am quite late in start reading this one. I am happy to explain how here is the very best ebook i actually have study during my individual lifestyle and may be he greatest pdf for actually.

-- Diana Flatley